Abstract: We present and summarize the test results for the SVX4 version A/B chip. After all tests, we are confident that the SVX4 version A/B chip satisfies all requirements for full production.
Introduction
There are two versions of the SVX4 chip: Version A that has minimal changes and Version B that has maximal changes. The details of these changes can be found in References [1] and [2] . We aggressively choose to test Version B of the chip due to the expected improvement in performance.
The Preamplifier
We did a variety of studies to confirm no performance characteristics changed in the preamplifier of the SVX4. The three main quantities to study are the bandwidth, gain, and noise. In order to study these three topics, it is necessary to inject charge through an external capacitor. We are able to bond six channels of the SVX4 onto the chip carrier and place external capacitors on these inputs. Then using an external pulser, we can inject charge through the external capacitor. For experimental details see Reference [3] .
Bandwidth Studies
In order to maximize the integration time of the preamplifier, it is necessary to inject charge directly after the falling edge of the front-end clock signal. We show the injection timing used in this study from an external pulser in Figure 1 .
Channel 127 of the chip has special pads that allow direct observation of the preamplifier output. In Figure 2 , we show the output of the preamplifier of the SVX4 for channel 127. We used the oscilloscope with the 0-90% definition to measure the rise time for all bandwidth settings of the chip for four different values of the external capacitance. In Table 1 , we show the measured rise time values from channel 127 for four different values of the external capacitance and all bandwidth settings internal to the chip. In Figure 3 , we show the graphical representation of the rise time data given in Table 1 . 
Rise Time vs Bandwidth Setting

Effective Gain
As stated above, we wirebonded six channels of the SVX4 in order to measure the gain for different values of external capacitance. It is important to note that the chip is optimized for 132 ns operation. First we measured the gain using a 132 ns front end clock and then for a 396 ns front end clock which corresponds to the operating frequency when installed in the detector. We have also confirmed with the oscilloscope that the dynamic range of the preamplifier is greater than 200 fC.
Operation at 132 ns
In Figure 4 and Figure 5 , we show the gain as a function of the external capacitance for four independent channels with different values of the external capacitance. The gain rises for the larger external capacitances because the preamplifier does not have enough time to integrate all the charge. The corresponding values are given in Table 2 and Table  3 .
Effective Gain (CDF mode) 
Operation at 396 ns
In Figure 6 and Figure 7 we show the charge injection timing used in the gain and noise studies using a front end clock with a period of 396 ns. The clock used to generate the 396 ns interval is the original 132 ns clock with two clock pulses removed. We also adjusted the pipeline depth accordingly in order to see the external and internal charge injection. In Figure 8 and Figure 9 we see the gain as a function of channel number. We can only bond six channels at a time on an individual chip carrier. We see a uniform gain across the chip. In Figure 10 , we show a similar study from the PATT03 test stand. After conversion to 53 MHz (digitization frequency), a gain of 729 electrons/ADC count was calculated which is consistent with the previous versions of the SVX4 (~700 electrons/ADC count). Two different methods were used to connect the external capacitors to the input of the SVX4 to confirm that the preamplifier was insensitive (the gain remains the same) to the loading scheme. In Figure 11 we show the measured gain for two different ramp slope values from the PATT03 test stand. These histograms show that there is no bandwidth dependence and that a 396 ns integration time is long enough to integrate all charge for a 30 pF load, but a huge charge injection may affect the gain.
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Making Proper Statements About Gain
It is important to clarify the meaning of gain used in this report. The true gain is independent of the input capacitance. The concept of gain used in this report is the effective gain. Second, changing the bandwidth settings of the SVX4 chip adjusts the rise time of the preamplifier. Third, in order to compare gain values, the channels in the comparison must have identical rise times.
The effective gain is exactly determined by the gain and the risetime as follows:
where g is the gain (constant) and τ is the risetime (0 to 63%, or the 10-90% risetime divided by 2.2). To measure the gain simply use integration time >> τ. The gain we measure changes because the integration time is smaller than the true risetime of the preamplifier (as the bandwidth increases).
Strictly speaking, the gain is not constant vs. input capacitance. It will vary slightly because the injected charge will is shared between the feedback capacitor and the load capacitance. For zero load capacitance the gain will be highest (g_max). For non-zero load:
where C f is the feedback capacitor, C l is the load capacitance, and G is the open loop gain of the preamp op-amp, which is supposed to be in the thousands or tens of thousands. The open loop gain could actually be determined by measuring the gain vs. input capacitance for very long integration time. However, since G is so large, you would need to go to load capacitor values >100 pF to see and the effect. The open loop gain is interesting because it determines how much charge will be shared with the sensor back plane capacitance. When we say that 1 MIP is 24K electrons, this is actually shared with the sensor back plane capacitance and the chip will never see the full charge. However, the amplifier designs we use have a large open loop gain so that the fraction of charge lost and insignificant.
Noise Studies
Once the gain is measured, we can calculate the equivalent noise charge from the measured noise in ADC counts for the two clock periods of 132 ns and 396 ns. We discuss the results below.
Operation at 132 ns
Using the timing discussed in Section 2.2.1 and Section 2.2.2, we converted the measured noise values into the Equivalent Noise Charge. In Figure 12 and Figure 13 , we show the ENC for 132 ns operation for CDF mode and D∅ mode. Again, the curves rise because the gain is larger for larger values of the external capacitance. In Table 4 , we show the measure noise in actual ADC counts in CDF mode. 
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Operation at 396 ns
We also measured the noise at 396 ns. In Figure 14 and Figure 15 we see the equivalent noise charge for a front end clock of 396 ns. It is important to note that not all channels have the same capacitance. Only channel 0 and channel 127 have the same capacitance of 10 pF and the other channels have a capacitance of 30 pF. 
Making Proper Statements About Noise Performance
Analogous to gain comparison between channels with different capacitances, we must choose identical risetimes for each channel. Only then can we make a definitive statement about the noise performance (e.g. S/N). Therefore, changing the risetime or bandwidth settings will give a different noise performance that can be recalculated using Figure 12 and Figure 13 .
The Pipeline
The preproduction version of the SVX4 has a linear dependence as a function of the cell number pipeline. The average pedestal is larger for higher pipeline cell numbers. The SVX4 version B attempted to correct this problem by enlarging the circuit traces inside the pipeline. From Figure 16 and Figure 17 it is clear that the linear dependence is still present in version B. The variation is only 0.7 ADC counts. This is very small effect and will not affect the overall performance of the chip. The linear dependence acts as a common mode noise contribution to the data and will be removed by the DPS circuitry when operating in the detector. As discussed in Section 4.4, we have confirmed that the dynamic range of the pipeline is greater than 62.5 fC. 
The ADC
The ADC for the SVX4 version B has been redesigned in order to remove the nonuniformity of the pedestal and improve performance. The two most important measurements in the performance of the ADC are the differential nonlinearity and the integral linearity. We also confirmed the proper operation of the pedestal and the ramp for the SVX4 chip.
Pedestals
The pedestals for the new SVX4 version A and B were adjusted to allow for a larger dynamic range then earlier versions. We measured the pedestal values for the two modes of operation to confirm the change. The values obtained from the chip are shown in Table 6 . The graphical representation of this data is shown in Figure 18 . A new feature was added to the SVX4 version B that allows the user to set the pedestal in the ramp down direction with different step widths. It is important to note that for ramp D∅ RunIIb Group Page 18 6/20/2005
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Test Results for the SVX4 Version A/B Chip D∅ Note 4251 pedestal settings higher than 10 the ramp direction, pipeline polarity, and comparator polarity must be inverted. The pedestal nonuniformity no longer exists in the newest versions of the SVX4 chip. All operating ranges where the pedestal was nonuniform have been checked and appear to be linear.
The Ramp
The ramp was also changed in the newest versions of the SVX4. We confirmed the functionality and the linearity of the new ramp with the following studies below. We downloaded all values of the ramp to the chip and measured the pedestal. In Table 7 , we show the pedestal values obtained from the SVX4 for a ramp range scan and in Figure 19 we show the graphical representation of the same data. We also observed and measured the ramp directly by placing a Picoprobe on test pads located on the top of the chip. The ramp output is shown in Figure 20 . The first dip in Figure 20 is the ramp obtaining the ramp pedestal setting. The ramp is not released until the digitize cycle occurs. When digitization is about to begin, the ramp is released. This is clearly seen in the figure. Using the oscilloscope, we measured the values of the ramp directly. We give the data in Table 8 .
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Differential Nonlinearity (DNL)
Since the ADC for the SVX4 version B is new, we wanted to measure the DNL or the asymmetry between the amount of charge that is necessary to flip the least significant bit from 0→1 to 1→0. In Figure 21 , we see a picture of the sine wave voltage that was used in the study. In Figure 22 , we see the output from the ADC for the sine wave connected to V cal. In Figure 23 , we see an expanded region of Figure 22 that is used to estimate the DNL for the SVX4. Adding up all the even bin contributions and odd bin contributions and calculating the normalized difference gives an estimate of the DNL. We calculated a DNL of 24%. Though this is a large value we do not see an even-odd effect when we examine the data. A more precise measurement of the DNL has been made on a D∅ two chip hybrid with the clocks well tuned has produced a value of the DNL on the order of 5%. Though we have measured a DNL of 24% the specification is smaller than 50% (<0.5LSB), so our measurement shows the ADC satisfies this requirement. Note that we did not tune the clocks to produce the best value for the DNL, but only did a rough measurement to confirm that there are no gross defects in the ADC.
Differential Nonlinearity
Integral Linearity
The opposite of the DNL is the integral linearity. We examined the linearity for individual unbonded channels. In Figure 24 and Figure 25 , we show the linearity for a single channel of the SVX4 and the residuals or deviation from linearity for this channel. These plots show that the nonlinearity is less than 1%. We did not use a value of 0 mV in the fit because it appears that the V cal circuitry has a slight offset due to the internal V cal circuitry. Assuming an input capacitance of 25fF, the SVX4 is linear up to injected values of the charge of 62.5 fC. This sets a upper lower limit on the pipeline dynamic range which is expected to be on the order of 60 fC.
In Figure 26 , we see the linearity and residuals from the PATT03 test stand. 
Margins of Frequency and Duty Cycle in Digitize
We also measured the frequency and duty cycle margins of the SVX4 version B in the digitize cycle on the Stimulus Test Stand. In Figure 27 , we show the pedestal as a function of digitization frequency. We see the expected linear as a function of frequency. We found the chip to be operational in the frequency range of 30-60 MHz for all duty cycle values between 30-60%.
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Miscellaneous
D∅ Control Pattern
The first versions of the SVX4 had a design feature in the D∅ mode: the front-end clock was not gated during digitize. This design feature did not allow the SVX4 chip in D∅ mode to place the pipeline cells onto the read amplifier for digitization. This was corrected in the latest version of the SVX4 version A and B where the front-end clock is gated in all modes except readout. We choose to only test version B because it has the newly designed ADC. Note that we did these studies at the nominal AVDD=DVDD=2.5V unless otherwise stated. The latest versions of the chip have a new length of bits in the shift register (192 bits). These bits were the first thing to be confirmed in the latest testing.
In Figure 28 , we see the newest D∅ mode pattern for the SVX4. This pattern is downloaded to the chip and is functional. In Figure 29 , we see the output from the logic analyzer connected to the Stimulus System. It is obvious from the output that the chip is operating normally with the new pattern because the readout of the chip contains the experimental data. 
Studies of Voltage Margins Using Integral Linearity
We confirmed the operating voltage range for the SVX4 chip by examining the linearity for different voltage configurations. In Figure 30 , we see the linearity for several different voltage configurations. By examining the differences between equal steps in voltage, we confirmed that the SVX4 is linear for the following configurations: 
Dynamical Pedestal Subtraction
Due to the changes in the ADC, the DPS circuitry was also modified. In Figure 31 , we show the number of channels needed at pedestal for the DPS circuitry to function properly. We measured V th directly and found a value of V th =1.61 V when the design value is 1.9V. We have found that 40 channels at pedestal are required for proper operation of the chip with DPS on with the default value of the DPS resistance of V Th = 19 kΩ. In Figure 32 , we show the number of channels needed at pedestal as a function of the external resistance. In Figure 33 , we show the relative gain and noise as a function of the external resistance. Again, we are only examining a few values in order to observe the overall behavior and not map out the entire range. 
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Margins of Frequency and Duty Cycle in Readout
We also measured the frequency and duty cycle margins of the SVX4 version B in the readout cycle on the Stimulus test stand. We found the chip is operational in the frequency range of 15-50 MHz for all duty cycle values between 30-70%.
I qui and Output Drivers
In the earlier versions of the SVX4, the width of the ground line connected to the output drivers resistors was too thin and developed a significant resistance therefore changing the bias voltage of each output driver. For small variations of the I quiescent current, the output drivers stopped functioning. In version B, the width of the ground line was increased to remove this effect. In Figure 34 , we show the output from the SVX4 with charge injection on every 10 th channel for five different values of the I quiescent current. It is evident that the chip continues to function for large variations of the I quiescent current. 
Conclusions
We have tested the SVX4 Version A/B and have confirmed that all modifications are working well. After analysis of all tests, we are confident that the SVX4 version B satisfies all requirements for full production.
